Course Cap
🔴 LIVE: 0 hiring rooms active now
0 HRs ready to interview
Average hiring time improving
0 new rooms opened in last 10 mins
Join Live Rooms - Skip the wait, get hired faster
🔴 LIVE: 0 hiring rooms active now
0 HRs ready to interview
Average hiring time improving
0 new rooms opened in last 10 mins
Join Live Rooms - Skip the wait, get hired faster

Design Engineer II Job in Bangalore at Cadence

Interview with HRs instantly—live now.

Skip applications. Get hired faster in Live Rooms.

Join instant video interviews

company-logo
Design Engineer II

Cadence

  Full Time Job

  Not Disclosed

  2-4 years

  Posted  30+ days ago

Location
  • Bangalore
Skills Required
  • C
  • C++
  • TCL
  • FPGA Design
  • Layout Design
  • Prototyping
  • Network Analysis
About this Job

Cadence is hiring for the role of Design Engineer II!

About the Company:

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers to create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. 
Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiate the people of Cadence.

Requirements:

  • 2-4 years (with Btech) or 1-2 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
  • Deep Physical Layer electrical validation experience on AT LEAST ONE High-speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO, etc.
  • Strong hands-on Experience using lab equipment such as Oscilloscopes, Network analyzers, Bit Error Rate Tester (BERT), etc.
  • Experience managing small teams (at least 2 members and above)
  • Experience leading the complete post-silicon validation efforts for at least one full project
  • 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping
  • Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug
  • Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL
  • Experience conducting hiring interviews and mentoring new hires
  • BE/BTech/ME/MTech or equivalent
Eligible Degrees
MBA / All Courses
Bachelor of Technology/Engineering / All Courses
Master of Technology / All Courses
Bachelor of Arts / All Courses
Bachelor of Science / All Courses

+86 More

Who can apply
Work Experience: 2-4 years
Eligible Graduation Years: 2022, 2021, 2020, 2019
Documents Required

1. Resume

2. ID Proof (e.g. Aadhar Card, PAN Card, etc.)

About Cadence
Not ready to apply yet?

Explore Live Hiring Rooms and interview with HRs instantly - no waiting, no lengthy applications!

🔴 Live Now

23

Active Rooms

47

HRs Online

👤

Priya S.

Got hired in 2 hours!

"Joined a Live Room at 2pm, interviewed instantly, and got the offer by 4pm. This is revolutionary!"

Stand out and get shortlisted up to 10X more

⚡ How Live Rooms Work
1

Browse live hiring rooms

2

Click to join - HR is waiting

3

Interview instantly, get hired faster

🔥 3 new rooms opened in the last 10 minutes!

Recommended Jobs For You
Not ready to apply yet?

Explore Live Hiring Rooms and interview with HRs instantly - no waiting, no lengthy applications!