Course Cap
🔴 LIVE: 0 hiring rooms active now
0 HRs ready to interview
Average hiring time improving
0 new rooms opened in last 10 mins
Join Live Rooms - Skip the wait, get hired faster
🔴 LIVE: 0 hiring rooms active now
0 HRs ready to interview
Average hiring time improving
0 new rooms opened in last 10 mins
Join Live Rooms - Skip the wait, get hired faster

ASIC Physical Design Engineer Job in Bangalore at Synopsys

Interview with HRs instantly—live now.

Skip applications. Get hired faster in Live Rooms.

Join instant video interviews

company-logo
ASIC Physical Design Engineer

Synopsys

  Full Time Job

  Not Disclosed

  2-3 years

  Posted  30+ days ago

Location
  • Bangalore
Skills Required
  • Time Analysis
  • CMOS
  • CTS
  • power analysis
About this Job

Synopsys is hiring for the role of ASIC Physical Design Engineer!

About Synopsys:

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

Requirements:

  • Bachelor's or Master's degree in electronics or electrical engineering  or equivalent from reputed universities with 2-3 years experience in ASIC design or internship of a few months
  • Working experience on advanced technology nodes like 28nm,16nm,14nm,10nm, and 7nm with different foundries
  • A clear understanding of CMOS & ASIC flow in submicron process nodes
  • Knowledge of place & route, physical verification (DRC/LVS) & Timing analysis skills
  • Be familiar with all stages in the ASIC design flow including Synthesis, DFT, timing analysis, floor planning, power planning, CTS, ECO flow, STA, power analysis
  • Be familiar with the low-power concepts & UPF/CPF format
  • Good understanding of Tech file, liberty, lef, def, GDS & standard cells view generation process (Milkyway & NDM)
  • Experience using Synopsys (ICC/ICC-II/Fusion Compiler, DC, PT) tools, and Cadence (soce/innovus, RC/genus) design tools.
Eligible Degrees
MBA / All Courses
Bachelor of Technology/Engineering / All Courses
Master of Technology / All Courses
Bachelor of Arts / All Courses
Bachelor of Science / All Courses

+86 More

Who can apply
Work Experience: 2-3 years
Eligible Graduation Years: 2022, 2021, 2020
Documents Required

1. Resume

2. ID Proof (e.g. Aadhar Card, PAN Card, etc.)

About Synopsys
Not ready to apply yet?

Explore Live Hiring Rooms and interview with HRs instantly - no waiting, no lengthy applications!

🔴 Live Now

23

Active Rooms

47

HRs Online

👤

Priya S.

Got hired in 2 hours!

"Joined a Live Room at 2pm, interviewed instantly, and got the offer by 4pm. This is revolutionary!"

Stand out and get shortlisted up to 10X more

⚡ How Live Rooms Work
1

Browse live hiring rooms

2

Click to join - HR is waiting

3

Interview instantly, get hired faster

🔥 3 new rooms opened in the last 10 minutes!

Recommended Jobs For You
Not ready to apply yet?

Explore Live Hiring Rooms and interview with HRs instantly - no waiting, no lengthy applications!